

Ref No:

Sri Krishna Institute of Technology, Bengaluru-560090



COURSE PLAN

Academic Year - 2019-2020

Academic Evaluation and Monitoring Cell

Program:	BE- Electrical and Electronics Engineering
Semester:	3
Course Code:	18EEL38
Course Title:	Electronics Laboratory
Credit/L-T-P:	2 / 0-2-2
Total Contact Hours:	40
Course Plan Author:	Avinash S

#29, Hesaragatta Main Road, Chimney Hills
 Chikkabanavara Post Bengaluru – 560090, Karnataka, India
 Phone / Fax :080-23721477/28392221/23721315
 Web: [www,skitt.org](http://www.skitt.org), e-mail:

Table of Contents

A. LABORATORY INFORMATION.....	4
1. Laboratory Overview.....	4
2. Laboratory Content.....	4
3. Laboratory Material.....	5
4. Laboratory Prerequisites:.....	5
5. Content for Placement, Profession, HE and GATE.....	5
B. Laboratory Instructions.....	6
1. General Instructions.....	6
2. Laboratory Specific Instructions.....	6
C. OBE PARAMETERS.....	6
1. Laboratory Outcomes.....	6
2. Laboratory Applications.....	7
3. Mapping And Justification.....	8
4. Articulation Matrix.....	8
5. Curricular Gap and Experiments.....	9
6. Experiments Beyond Syllabus.....	9
D. COURSE ASSESSMENT.....	10
1. Laboratory Coverage.....	10
2. Continuous Internal Assessment (CIA).....	10
E. EXPERIMENTS.....	11
Experiment 01 : Structure of C program.....	11
Experiment 02 : Keywords and identifiers.....	12
Experiment 03 :	13
Experiment 04 :	13
F. Content to Experiment Outcomes.....	14
1. TLPA Parameters.....	14
2. Concepts and Outcomes:.....	15

INSTRUCTIONS TO TEACHERS

- Classroom / Lab activity shall be started after taking attendance.
- Attendance shall only be signed in the classroom by students.
- Three hours attendance should be given to each Lab.
- Use only Blue or Black Pen to fill the attendance.
- Attendance shall be updated on-line & status discussed in DUGC.
- No attendance should be added to late comers.
- Modification of any attendance, over writings, etc is strictly prohibited.
- Updated register is to be brought to every academic review meeting as per the COE.

Note : Remove "Table of Content" before including in CP Book

18EEL38 : ELECTRONICS LABORATORY

A. LABORATORY INFORMATION

1. Lab Overview

Degree:	B.Tech	Program:	EE
Year / Semester :	2 / 3	Academic Year:	2019
Course Title:	Electronics Laboratory	Course Code:	18EEL38
Credit / L-T-P:	2 / 0-2-2	SEE Duration:	180 Minutes
Total Contact Hours:	40Hrs	SEE Marks:	60 Marks
CIA Marks:	40	Assignment	1 / Module
Course Plan Author:	Mr. Avinash S	Sign	Dt :
Checked By:		Sign	Dt :

2. Lab Content

Unit	Title of the Experiments	Lab Hours	Concept	Blooms Level
1	Design and Testing of Full wave – centre tapped transformer type and Bridge type rectifier circuits with and without Capacitor filter. Determination of ripple factor, regulation and efficiency.	3	Rectification	L5
2	Static Transistor characteristics for CE, CB and CC modes and determination of h parameters.	3	Characteristics	L3
3	Frequency response of single stage BJT and FET RC coupled amplifier and determination of half power points, bandwidth, input and output impedances.	3	Frequency Response	L4
4	Design and testing of BJT - RC phase shift oscillator for given frequency of oscillation.	3	Signal Generation	L5
5	Determination of gain, input and output impedance of BJT Darlington emitter follower with and without bootstrapping	3	Small signal analyses of Darlington emitter follower	L3
6	Simplification, realization of Boolean expressions using logic gates/Universal gates.	3	Realization	L3
7	Realization of half/Full adder and Half/Full Sub tractors using logic gates	3	Realization	L3
8	Realization of parallel adder/Sub tractors using 7483 chip- BCD to Excess-3 code conversion and Vice - Versa.	3	Realization	L3
9	Realization of Binary to Gray code conversion and vice versa	3	Realization	L3
10	Design and testing Ring counter/Johnson counter	3	Counter Design	L5
11	Design and testing of Sequence generator	3	Sequence generator	L5
12	Realization of 3 bit counters as a sequential circuit and MOD – N counter design using 7476, 7490, 74192, 74193	3	MOD – N Counter Design	L5

3. Lab Material

Unit	Details	Available
1	Text books	

	Digital Logic Applications and Design by John M Yarbrough & Donald D Givone, Electronic Devices and Circuit Theory by Robert L Boylestad Louis Nashelsky & Electronic Devices and Circuits by David A Bell.	In Lib
2	Reference books	
	Logic and computer design Fundamentals by M. Morries Mano and Charles Kime, Fundamentals of logic design by Charles H Roth, JR and Larry L. Kinney, Fundamentals of Digital Circuits by A. Anand Kumar , A Text Book of Electrical Technology, Electronic Devices and Circuits by B.L. Theraja, A.K. Theraja, Electronic Devices and Circuits by Anil K. Maini Vasha Agarval & Fundamentals of Analog Circuits by Thomas L Floyd.	In dept
3	Others (Web, Video, Simulation, Notes etc.)	
		Not Available

4. Lab Prerequisites:

SNo	Course Code	Base Course: Course Name	Topic / Description	Sem	Remarks
1	17ELN24	Basic Electronics	1. Knowledge Digital Electronics Fundamentals	2	

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

5. General Instructions

SNo	Instructions	Remarks
1	Keep the lab neatly. Maintain silence.	
2	Maintain your lab observation and lab manual.	
3	Prepare your experiment in well advance.	
4	Check the power supply before use.	
5	Maintain discipline in the lab.	
6	After completion of your experiment switch off the power supply.	
7	Observation book and Lab record are compulsory.	
8	Students should report to the concerned lab as per the time table.	
9	After completion of the experiment, certification of the concerned staff in-charge in the observation book is necessary.	
10	Student should bring a notebook of 100 pages and should enter the readings /observations into the notebook while performing the experiment.	

6. Lab Specific Instructions

SNo	Specific Instructions	Remarks
1	Students are expected to study the circuit, theory and procedures, expected output before doing the experiment.	
2	Adjustment of signal generator: - Before connecting the signal generator to the circuit check the followings. a. Set the shape of the waveform (sinusoidal), b. Set the frequency using coarse and fine adjustments. c. Set the offset adjustments. Set the CRO in DC mode and ensure the waveform is symmetry in both positive and negative cycle. If not , adjust it using the DC offsetting potentiometer d. Set the voltage magnitude using Vcourse settings and Vfine adjustments.	
3	Adjustment of CRO: a. Select the right voltage and time scale to get the proper waveform b. For clipper and clamper circuits, observe the waveform in DC mode only c. Set the input waveform mainly for offset setting in DC mode only. d. Before measurement, ensure X & Y are in calibrated mode (if provided externally) e. Ensure that Channel selection and trigger mode are properly set.	

	f. In case of two channels do not mix the signal and ground terminals	
4	Multi-meter adjustments:- a. Set the right mode before taking the readings. b. For current reading, connect the multimeter in mA (or A) mode to the circuit before switching on the supply. Do not remove the current meter when the supply is on. Check for ac and dc modes as required. c. For voltage reading ensure that proper ac or dc setting. d. Use the proper leads for the measurement. Wrong cables damage the instrument.	
5	After adjusting the input voltage, check the circuit connections before turning the power on.	
6	After adjusting the input voltage, check the circuit connections before turning the power on.	
7	Don't pull out the connections with the power supply on.	
8	Wear your College ID card Do not operate the IC trainer kits without permission	
9	Avoid loose connection and short circuits	
10	Do not interchange the ICs while doing the experiment	
11	Handle the trainer kit properly	
12	Do not panic if you do not get the output	
13	After completion of the experiment switch off the power and return the components	

B. OBE PARAMETERS

1. Lab / Course Outcomes

#	COs	Teach. Hours	Concept	Instr Method	Assessment Method	Blooms' Level
1	Design & Analyses of Full wave Rectifiers using hardware components	03	Rectification	Conduct ion	Test & Viva Voce	L5
2	Determine Characteristic of CE, CB & CC modes of h parameters using hardware components	03	Characteristics	Conduct ion	Test & Viva Voce	L3
3	Analyze the frequency response of BJT & FET using hardware components	03	Frequency Response	Conduct ion	Test & Viva Voce	L4
4	Analyses & Design of BJT-RC phase shift of oscillator for given fequency using hardware components	03	Signal Generation	Conduct ion	Test & Viva Voce	L5
5	Determine the gain, i/p & o/p of BJT using hardware components	03	Small signal analyses of Darlington emitter follower	Conduct ion	Test & Viva Voce	L3
6	Realize the Boolean expression with their truth table using LD trainer kit.	03	Realization	Conduct ion	Test & Viva Voce	L3
7	Realize the Adders & Substractors with their truth table using LD trainer kit.	03	Realization	Conduct ion	Test & Viva Voce	L3
8	Realize the parallel adder/Subtractors with their truth table using LD trainer kit.	03	Realization	Conduct ion	Test & Viva Voce	L3
9	Realize the Binary to Gray code & vice versa using LD trainer kit.	03	Realization	Conduct ion	Test & Viva Voce	L3
10	Design & Realize the Ring & Jogn counter using LD trainer kit.	03	Counter Design	Conduct ion	Test & Viva Voce	L5
11	Design & Realize the Sequence generator using LD trainer kit.	03	Sequence generator	Conduct ion	Test & Viva Voce	L5
12	Design & Realize the MOD - N Counter Design using LD trainer kit.	03	MOD - N Counter Design	Conduct ion	Test & Viva Voce	L5
-	Total	36	-	-	-	-

Note: Identify a max of 2 Concepts per unit. Write 1 CO per concept.

2. Lab Applications

SNo	Application Area	CO	Level
1	The full wave rectifier circuit is one that is widely used for power supplies and many other areas where a full wave rectification is required. The full wave rectifier circuit is used in most rectifier applications because of the advantages it offers.	CO1	L5
2	CE - common emitter : most commonly used in general purpose amplifier designs. It provides high gain and high input impedance. The drawbacks with this simple configuration are limited bandwidth due to Miller effect of collector-base capacitance and limited load driving capability due to high output impedance. CE is also used in digital (large signal) designs as switching stage. CC - common collector : commonly used as unity gain buffer and sometimes called emitter follower. It provides high input impedance, low output impedance and high bandwidth. Perfect for driving heavy loads. The drawback is no gain; gain is close to but less than one. Therefore, it is typically used in conjunction with an amplifier and not instead of an amplifier. CC is also used as a voltage translation stage. CB - common base : commonly used as a cascode stage to isolate output voltage signal from feeding back to input eliminating Miller effect from amplifier to increase bandwidth. It provide low input impedance and close to unity current gain. It is not typically used as a standalone amplifier due to low input impedance. CB is also used to increase output impedance of current sources to increase gain.	CO2	L3
3	FETs are widely used as input amplifiers in oscilloscopes, electronic voltmeters and other measuring and testing equipment because of their high input impedance	CO3	L4
4	RC Phase Shift Oscillators are used in musical instruments, voice synthesis and in GPS units since they work at all audio frequencies.	CO4	L5
5	The bipolar junction transistor (BJT) is used in logic circuits. The BJT is used as an oscillator. It is used as an amplifier.	CO5	L3
6	Used to simplify the expressions.	CO6	L3
7	Adders & Subtractors are wildly used in in computer's ALU (Arithmetic logic unit) to compute addition as well as CPU (Central Processing unit) and GPU (Graphics Processing unit) for graphics applications to reduce the circuit complexity. Adder and subtractor are basically used for performing arithmetical functions like addition, subtraction, multiplication and division in electronic calculators and digital instruments. Adders are used in digital calculators for arithmetic addition and devises that uses some kind of increment or arithmetic process They are also used in microcontrollers for arithmetic additions, PC (program counter) and timers.	CO7	L3
8	Parallel adder is basically used in binary digit bit to add multiple n - bits in it. So mean while it act like auxiliary full adder. While, parallel subtractor is deduction of n-bits form binary digit.	CO8	L3
9	Gray code has property that two successive numbers differ in only one bit because of this property gray code does the cycling through various states with minimal effort and used in K-maps, error correction, communication etc.	CO9	L3
10	Used for decimal arithmetic in computers and calculators.	CO10	L5
11	The sequence generator is used to generate primary key values & it's used to generate numeric sequence values like 1, 2, 3, 4, 5 etc	CO11	L5
12	The main application of counter is to count events , and each event is converted in to one clock cycle. That means counter is used to count number of clocks.	CO12	L5

Note: Write 1 or 2 applications per CO.

3. Articulation Matrix

(CO – PO MAPPING)

-	Course Outcomes	Program Outcomes	
---	-----------------	------------------	--

#	COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	Level
18EEL38.1	Design & Analyses of Full wave Rectifiers using hardware components	2.71	2.71	3									2.92	L5
18EEL38.2	Determine Characteristic of CE, CB & CC modes of h parameters using hardware components	2.71	2.71											L3
18EEL38.3	Analyze the frequency response of BJT & FET using hardware components	2.71	2.71										2.92	L4
18EEL38.4	Analyses & Design of BJT-RC phase shift of oscillator for given frequency using hardware components	2.71	2.71	3									2.92	L5
18EEL38.5	Determine the gain, i/p & o/p of BJT using hardware components	2.71	2.71											L3
18EEL38.6	Realize the Boolean expression with their truth table using LD trainer kit.	2.71	2.71											L3
18EEL38.7	Realize the Adders & Substractors with their truth table using LD trainer kit.	2.71	2.71											L3
18EEL38.8	Realize the parallel adder/Subtractors and BCD to Excess-3 code conversion with their truth table using LD trainer kit.	2.71	2.71											L3
18EEL38.9	Realize the Binary to Gray code & vice versa using LD trainer kit.	2.71	2.71											L3
18EEL38.10	Design & Realize the Ring & Jogn counter using LD trainer kit.	2.71	2.71	x									2.92	L5
18EEL38.11	Design & Realize the Sequence generator using LD trainer kit.	2.71	2.71	3									2.92	L5
18EEL38.12	Design & Realize the MOD - N Counter Design using LD trainer kit.	2.71	2.71	3									2.92	L5
18EEL38.	Average													

Note: Mention the mapping strength as 1, 2, or 3

4. Mapping Justification

Mapping		Mapping Level	Justification
CO	PO	-	-
CO1	PO1	L1	
CO1	PO2	L3	
CO1	PO5		

Note: Write justification for each CO-PO mapping.

5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					

Note: Write Gap topics from A.4 and add others also.

6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					

Note: Anything not covered above is included here.

C. COURSE ASSESSMENT

1. Course Coverage

Unit	Title	Teaching Hours	No. of question in Exam							CO	Levels
			CIA-1	CIA-2	CIA-3	Asg-1	Asg-2	Asg-3	SEE		
1	Design and Testing of Full wave – centre tapped transformer type and Bridge type rectifier circuits with and without Capacitor filter. Determination of ripple factor, regulation and efficiency.	03	1	-	-	-	-	-	1	CO1	L5
2	Static Transistor characteristics for CE, CB and CC modes and determination of h parameters.	03	1	-	-	-	-	-	1	CO2	L3
3	Frequency response of single stage BJT and FET RC coupled amplifier and determination of half power points, bandwidth, input and output impedances.	03	1	-	-	-	-	-	1	CO3	L4
4	Design and testing of BJT - RC phase shift oscillator for given frequency of oscillation.	03	-	-	-	-	-	-	1	CO4	L5
5	Determination of gain, input and output impedances of BJT - Darlington emitter follower with and without bootstrapping	03	-	-	-	-	-	-	1	CO5	L3
6	Simplification, realization of Boolean expressions using logic gates/Universal gates.	03	-	-	-	-	-	-	1	CO6	L3
7	Realization of half/Full adder and Half/Full Sub tractors using logic gates	03	-	-	-	-	-	-	1	CO7	L3
8	Realization of parallel adder/Sub tractors using 7483 chip - conversion and Vice - Versa.	03	-	-	-	-	-	-	1	CO8	L3
9	Realization of Binary to Gray code conversion and vice versa	03	-	-	-	-	-	-	1	CO9	L3
10	Design and testing Ring counter/Johnson counter	03	-	1	-	-	-	-	1	CO10	L5
11	Design and testing of Sequence generator	03	-	1	-	-	-	-	1	CO11	L5
12	Realization of 3 bit counters as a sequential circuit and MOD - N counter design using 7476, 7490, 74192, 74193	03	-	-	-	-	-	-	1	CO12	L5
-	Total	36								-	-

Note: Write CO based on the theory course.

2. Continuous Internal Assessment (CIA)

Evaluation	Weightage in Marks	CO	Levels
CIA Exam – 1	30	CO1, CO2, CO3, CO4	L23, L3
CIA Exam – 2	30	CO5, CO6, CO7,	L1, L2, L3 ..
CIA Exam – 3	30	CO8, CO9	L1, L2, L3 ..
Assignment - 1	05	CO1, CO2, CO3, CO4	L2, L3, L4 ...
Assignment - 2	05	CO5, CO6, CO7, CO8, CO9	L1, L2, L3 ...
Assignment - 3	05	CO8, CO9	L1, L2, L3 ...
Seminar - 1	05	CO1, CO2, CO3, CO4	L2, L3, L4 ...
Seminar - 2	05	CO5, CO6, CO7, CO8, CO9	L2, L3, L4 ...
Seminar - 3	05	CO8, CO9	L2, L3, L4 ...
Other Activities – define – Slip test		CO1 to CO9	L2, L3, L4 ...

Final CIA Marks	40	-	-
------------------------	-----------	----------	----------

SNo	Description	Marks
	Observation and Weekly Laboratory Activities	05 Marks
2	Record Writing	10 Marks for each Expt
3	Internal Exam Assessment	25 Marks
4	Internal Assessment	40 Marks
5	SEE	60 Marks
-	Total	100 Marks

D. EXPERIMENTS

Experiment 01 : Structure of C program

#	Experiment No.:	1	Marks	Date Planned	Date Conducted																																																																																
1	Title	Design and Testing of Full wave – centre tapped transformer type and Bridge type rectifier circuits with and without Capacitor filter. Determination of ripple factor, regulation and efficiency.																																																																																			
2	Course Outcomes	Design & Analyses of Full wave Rectifiers using hardware components																																																																																			
3	Aim	Design and testing of Full wave and bridge type rectifier circuits with and without capacitor and to determine ripple factor, regulation and efficiency																																																																																			
4	Material / Equipment Required	Lab Manual/ CRO, Signal generator, capacitor, diodes, power chord, ammeter, multi-meter, stepdown transformer.																																																																																			
5	Theory, Formula, Principle, Concept	<p>The conversion of AC into pulsating DC is called Rectification. Electronic Devices can convert AC power into DC power with high efficiency. The full-wave rectifier consists of a center-tapped transformer, which results in equal voltages above and below the center-tap. During the positive half cycle, a positive voltage appears at the anode of D1 while a negative voltage appears at the anode of D2. Due to this diode D1 is forward biased. It results a current I_{d1} through the load R.</p> <p>During the negative half cycle, a positive voltage appears at the anode of D2 and hence it is forward biased, resulting a current I_{d2} through the load. At the same instant a negative voltage appears at the anode of D1, reverse biasing it and hence it doesn't conduct.</p>																																																																																			
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<p>step 1: Rig up the circuit as per the circuit diagram shown.(without filter)</p> <p>step 2: Switch ON the multimeter in DC mode & Switch ON the Power supply and measure V_{dc} and I_{dc}</p> <p>step 3: Now switch OFF the power supply & switch the multimeter in AC mode and switch ON the power supply to measure V_{ac} and I_{ac}. Calculate efficiency and Ripplefactor</p> <p>step 4: Rig up the circuit as per the circuit diagram shown.(with filter)</p> <p>step 5: Switch on the Power Supply and switch the multimeter in DC mode to measure V_{dc} and I_{dc}</p> <p>step 6: Now switch the multimeter in AC mode and measure I_{ac}</p> <p>step 7: Measure $V_r(p-p)$ from CRO and calculate V_{rms}, efficiency and Ripplefactor.</p>																																																																																			
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																																																																				
8	Observation Table, Look-up Table, Output	<p>Without Filter</p> <table border="1"> <thead> <tr> <th>SINO</th> <th>RL Ω</th> <th>I_{dc} ma</th> <th>V_{dc} volts</th> <th>V_{inrms} volts</th> <th>V_{oac} volts</th> <th>I_{oac} ma</th> <th>RIPPLE γ</th> <th>EFFICIENCY η</th> <th>REGULATION</th> </tr> </thead> <tbody> <tr><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr> <tr><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr> <tr><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr> </tbody> </table> <p>With Filter</p> <table border="1"> <thead> <tr> <th>SINO</th> <th>RL Ω</th> <th>I_{dc} ma</th> <th>V_{dc} volts</th> <th>V_{inrms} volts</th> <th>V_{oac} volts</th> <th>I_{oac} ma</th> <th>RIPPLE γ</th> <th>EFFICIENCY η</th> <th>REGULATION</th> </tr> </thead> <tbody> <tr><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr> <tr><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr> <tr><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr> </tbody> </table>				SINO	RL Ω	I_{dc} ma	V_{dc} volts	V_{inrms} volts	V_{oac} volts	I_{oac} ma	RIPPLE γ	EFFICIENCY η	REGULATION																															SINO	RL Ω	I_{dc} ma	V_{dc} volts	V_{inrms} volts	V_{oac} volts	I_{oac} ma	RIPPLE γ	EFFICIENCY η	REGULATION																														
SINO	RL Ω	I_{dc} ma	V_{dc} volts	V_{inrms} volts	V_{oac} volts	I_{oac} ma	RIPPLE γ	EFFICIENCY η	REGULATION																																																																												
SINO	RL Ω	I_{dc} ma	V_{dc} volts	V_{inrms} volts	V_{oac} volts	I_{oac} ma	RIPPLE γ	EFFICIENCY η	REGULATION																																																																												
9	Sample Calculations	<p>Without filter: Let $V_{inrms} = 12V$</p> <p>$V_{dc} = 2V_m/\pi = 10.8v = 10v$</p> <p>$I_{dc} = 100mA$</p>																																																																																			


		<p> $R_L (\text{min}) = V_{\text{dc}}/I_{\text{dc}} = 100\Omega$ Let $R_f = 10\Omega$ $I_{\text{rms}} = \sqrt{I_{\text{ac}}^2 + I_{\text{dc}}^2}$ With filter: Let Ripple = $\gamma = V_{\text{rms}} / V_{\text{dc}} = 0.48$ Let $\gamma = 6\% = 0.06$, $F = 50\text{HZ}$ and $R_L = 100\Omega$ WKT $\gamma = 1/4\sqrt{3} F C R_L$ $C = 470\text{mF}$ Ripple factor = $V_{\text{ac}}/V_{\text{dc}}$ %Efficiency = $I_{\text{dc}}^2 R_L / I_{\text{rms}}^2 (R_f + R_L)$ %Regulation = $(V_{\text{NL}} - V_{\text{FL}}) / V_{\text{FL}}$ • </p>
10	Graphs, Outputs	
11	Results & Analysis	<p>Calculated the ripple factor, regulation and efficiency of Rectifiers (with and without capacitors)</p>
12	Application Areas	<p>The full wave rectifier circuit is one that is widely used for power supplies and many other areas where a full wave rectification is required. The full wave rectifier circuit is used in most rectifier applications because of the advantages it offers.</p>
13	Remarks	
14	Faculty Signature with Date	

Experiment 02 : Keywords and identifiers

-	Experiment No.:	3	Marks		Date Planned		Date Conducted	
1	Title	Frequency response of single stage BJT and FET RC coupled amplifier and determination of half power points, bandwidth, input and output impedances.						
2	Course Outcomes	Analyze the frequency response of BJT & FET using using hardware components						
3	Aim	To design a RC-coupled Single Stage BJT amplifier and determine it's Gain-Frequency response input Impedance and output impedance						
4	Material/Equipment Required	Lab Manual/ CRO, Signal generator, capacitor, diodes, power chord, ameter, multi-meter.						
5	Theory, Formula, Principle, Concept	<p>This is most popular type of coupling as it provides excellent audio fidelity. A coupling capacitor is used to connect output of first stage to input of second stage. Resistances R_1, R_2, R_e form biasing and stabilization network. Emitter bypass capacitor offers low reactance paths to signal coupling Capacitor transmits ac signal, blocks DC. Cascade stages amplify signal and overall gain is increased total gain is less than product of gains of individual stages. Thus for more gain coupling is done and overall gain of two stages equals to $A = A_1 \cdot A_2$ A_1 = voltage gain of first stage, A_2 = voltage gain of second stage. When ac signal is applied to the base of the transistor, its amplified output appears across the collector resistor R_c. It is given to the second stage for further amplification and signal appears with more strength. Frequency response curve is obtained by plotting a graph between frequency and gain in db .The gain is constant in mid frequency range and gain decreases on both sides of the mid frequency range. The gain decreases in the low frequency range due to coupling capacitor C_c and at high frequencies due to junction capacitance C_{be}.</p>						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<p>a) To plot Frequency response:</p> <ol style="list-style-type: none"> 1.Rig up the circuit as per the given circuit diagram. 2.Switch on the D.C. power supply and check the D.C. conditions without any input signal and record in table 1. 3.Select sine waves input and set the input signal frequency at 10 KHz constant and observe the input wave and output wave on the CRO and adjust the input amplitude such that the output is undistorted waveform. Calculate mid-band gain using $AV = V_0 (p-p) / V_{in} (p-p)$. 4.Keeping the input amplitude constant, vary the frequency from 50hz to 1Mhz and note down the corresponding output voltage (p-p) in the table 2. 5.Calculate gain in db and plot the frequency response curve and find the bandwidth. <p>b) To find input impedance Z_{in}:</p> <div data-bbox="678 1523 1109 1691" style="text-align: center;"> </div> <ol style="list-style-type: none"> 1.Connect DRB in series with the input signal and set it to ZERO. 2.Set the signal frequency to 10 kHz and measure the output V_0 (p-p). 3.Vary the DRB from 0 to Z_{in} such that the output signal voltage reduces to half its value. This value of DRB at which the output signal reduces to half its initial value is the input Impedance Z_{in}. <p>c) To find output impedance Z_o:</p> <div data-bbox="598 2027 933 2161" style="text-align: center;"> </div>						

1.Connect DRB in parallel with the output and set it to MAXIMUM.
 2.Set the signal frequency to 10 KHz and measure the output Vo (p-p).
 3.Vary the DRB from maximum to minimum such that the output signal voltage reduces to half its value, this value of DRB at which the output signal reduces to half its value is the output impedance Zo.

7 Block, Circuit, Model Diagram, Reaction Equation, Expected Graph



8 Observation Table, Look-up Table, Output

Table 1: D.C. Conditions:

Parameter	V _{RC}	V _{CE}	V _{RE}	V _{BE}	V _B
Theoretical	4.8	6	1.2	0.7	1.9
Practical					

Table 2: Frequency response Vin = Volts

F Hz	Vo (p-p)	AV = Vo (p-p) / Vin (p-p).	AV in db = 20*log AV
50			
.....			
.....			
.....			
.....			
.....			
1 MHz			

9 Sample Calculations

DESIGN:
 Let VCC=12V; IC=4.5mA; β=100(SL100); VCE=12/6=6v

To find RE: Let VRE= VCC/10
 =12/10=1.2v i.e., IERE = 1.2v
 Therefore RE= VRE / IE=1.2 / 4.5mA= 267Ω=270Ω(standard value)

To find RC: From the Collector-Emitter loop writing KVL we get
 VCC- ICRC - VCE -VRE = 0
 \ RC = (VCC - VCE - VRE) / IC
 (12-6-1.2)/4.5mA= 1.07KW (1KW std)


To find R1 and R2:
 From the above biasing circuit VB= VBE + VRE = 0.7 + 1 = 1.7v
 IC = βIB Or IB = IC / β = 4.5mA/100 = 0.04mA
 Assuming 10IB flowing in R1 and 9IB flowing in R2

		<p>Now $R1 = (VCC - VB) / I1 = (VCC - VB) / 10IB$ $R1 = 22.4 \text{ KW}$.</p> <p>R1 = 22 KW (standard value)</p> <p>Assume only IB out of 10IB flows through base, therefore remaining 9IB of current flows through R2. Therefore $R2 = VB / (I1 - IB) = VB / 9IB$</p> <p>$R2 = 4.69 \text{ KW}$ R2 = 4.7 KW (standard)</p> <p>To find By-Pass Capacitor CE and Coupling Capacitor CC1 and CC2</p> <p>Bypass Capacitor is selected by taking lower cutoff frequency $f = 100 \text{ Hz}$</p> <p>Let $XCE = (1/10) RE$ at $f = 100 \text{ Hz}$</p> <p>i.e. $(1/2\pi f CE) = RE / 10$</p> <p>$\therefore CE = (10 / 2\pi \cdot 100 \cdot 270) = 59 \mu\text{F}$</p> <p>\CE = 47 μF (Standard Value)</p>
--	--	--












		<p>Also use CC1= CC2 = 0.47 μF (Ceramic)</p> <p>Input Impedance (Zin):</p> <p>In order to calculate the input impedance first calculate the value of $Zin(\text{base}) = \beta re$, where re is the resistance of the emitter diode $re @ 25 \text{ mV} / IC = 25 \text{ mV} / 4.5 \text{ mA} = 5.56 \Omega$</p> <p>$Zin(\text{base}) = \beta re = 100 \cdot 5.56 = 555.556 \Omega$</p> <p>The input impedance of an amplifier is the input impedance seen by the a.c source driving the amplifier. Therefore the biasing resistor R1 and R2 are included as follows</p> <p>$Zin = Zin(\text{base}) + (R1 \parallel R2)$</p> <p>$Zin = 4.43 \text{ KW}$</p> <p>Output impedance (Zo):</p> <p>The output impedance is given by $Zo = RC \parallel RL$</p> <p>Let $RL = 1 \text{ KW}$.</p> <p>\ Zo = 516.908 Ω</p> <p>Voltage Gain AV:</p> <p>Voltage gain is given by $AV = (RC \parallel RL) / re = 516.908 / 5.56$</p> <p>AV= 92.96</p>
--	--	---

10	Graphs, Outputs	
11	Results & Analysis	Determined the half power points, bandwidth, input and output impedances.
12	Application Areas	Audio Amplifiers.
13	Remarks	
14	Faculty Signature with Date	




#	Experiment No.:	4	Marks	Date Planned	Date Conducted																			
1	Title	DESIGN AND TESTING OF BJT - RC PHASE SHIFT OSCILLATOR FOR GIVEN FREQUENCY OF OSCILLATION																						
2	Course Outcomes	Analyses & Design of BJT-RC phase shift of oscillator for given fequency using using hardware components																						
3	Aim	design and test a RC-phase shift oscillator for a frequency of 10 kHz																						
4	Material / Equipment Required	Lab Manual/ CRO, Signal generator, capacitor, resistors, power chord, ammeter, multi-meter, BJT.																						
5	Theory, Formula, Principle, Concept	<p>RC phase shift oscillator consists of a single transistor amplifier and a RC phase shift network. The Phase shift network consists of three RC sections. Here a fraction of the output of the amplifier passed through a phase shift network before feeding back to the input. The phase shift in each section is 60° so that the total phase shift is 180°. Another 180° phase shift is provided by the transistor amplifier and there the total phase shift of the oscillator is 360°. The frequency of oscillation is given by $f_o = 1/[2\pi\sqrt{6}(RC)]$.</p> <p>Let us consider a RC circuit. Let I be the current flowing through R and C. Then using I as the reference vector, V_o is in phase with I while V_c, the voltage across the capacitor 90° behind as shown in the figure. V_i is the sum of V_o and V_c. Hence V_c is θ degrees ahead of V_i and represents a phase shift of θ degrees.</p> <p>$V_o=IR, V_c=IX_c$ $\tan \theta = \frac{V_c}{V_o} = \frac{IX_c}{IR} = \frac{1}{\omega RC}$ Therefore $f = \frac{1}{(2\pi RC \tan \theta)}$</p>																						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<p>1.Rig up the circuit as shown in the diagram. 2.Switch on the D.C. power supply and measure the D.C. conditions and record in table 1 3.Obtain the output waveform on the CRO and measure the period of oscillation and the amplitude. Calculate the frequency and compare with theoretical value.</p>																						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																							
8	Observation Table, Look-up Table, Output	<p>Table 1: D.C. Conditions:</p> <table border="1"> <thead> <tr> <th>Parameter</th> <th>V_{RC}</th> <th>V_{CE}</th> <th>V_E</th> <th>V_{BE}</th> <th>V_B</th> </tr> </thead> <tbody> <tr> <td>Theoretical</td> <td>4.8</td> <td>6</td> <td>1.2</td> <td>0.7</td> <td>1.9</td> </tr> <tr> <td>Practical</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>					Parameter	V_{RC}	V_{CE}	V_E	V_{BE}	V_B	Theoretical	4.8	6	1.2	0.7	1.9	Practical					
Parameter	V_{RC}	V_{CE}	V_E	V_{BE}	V_B																			
Theoretical	4.8	6	1.2	0.7	1.9																			
Practical																								
9	Sample Calculations	<p>DESIGN: Let $V_{cc} = 12V; I_C = 4.5mA; \beta = 100 (SL100);$</p> <p>$V_{CE} = 12/2=6V$</p> <p>To find R_E</p> <p>Let $V_{RE} = V_{CC}/10= 12/10=1.2$</p>																						

		<p style="text-align: center;">Therefore $R_E = V_{RE}/I_E \approx V_{RE}/I_C$</p> <p>$= 1.2/4.5\text{mA} = 267\Omega$ (270 Ω std)</p> <p>To find RC</p> <p style="text-align: center;">From the Collector-Emitter loop writing KVL we get $V_{CC} - I_C R_C - V_{CE} - V_{RE} = 0$</p> <p>$R_C = (V_{CC} - V_{CE} - V_{RE}) / I_C$</p> <p>$= (12 - 6 - 1.2) / 4.5\text{mA} = 1.07\text{KW}$ (1KW std)</p>
10	Graphs, Outputs	
11	Results & Analysis	<p>for (Theoretical) = 2kHz.</p> <p>for (practical) = ----- kHz.</p>
12	Application Areas	
13	Remarks	
14	Faculty Signature with Date	

#	Experiment No.:	6	Marks	Date Planned	Date Conducted																																																							
1	Title	SIMPLIFICATION, REALIZATION OF BOOLEAN EXPRESSIONS USING LOGIC GATES /UNIVERSAL GATES.																																																										
2	Course Outcomes	Design & Analyses of Full wave Rectifiers using hardware components Realize the Boolean expression with their truth table using LD trainer kit.																																																										
3	Aim	To Simplify and realize given Boolean expressions using basic gates & Universal Gates.																																																										
4	Material / Equipment Required	Lab Manual/ Trainer kit, power chord, patch chords, IC's																																																										
5	Theory, Formula, Principle, Concept	Expressions: 1) $A = XY + \bar{X}Z + YZ$ 2) $Y = ABC + \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C}$ 3) $Y = (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)$																																																										
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Identify the IC required and Place the IC in the socket of the trainer kit. 2. Make the connections as shown in the circuit diagram. 3. Apply the different combinations of input according to truth table and verify the output.																																																										
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<div style="display: flex; justify-content: space-around;"> <div style="width: 45%;"> <p>1) Realization Using Basic Gates</p> </div> <div style="width: 45%;"> <p>2) Realization Using Universal (Nand) Gates</p> </div> </div> <p>3) Realization Using Nor Gates</p>																																																										
8	Observation Table, Look-up Table, Output	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> <th>XY</th> <th>$\bar{X}Z$</th> <th>$A = XY + \bar{X}Z$</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </tbody> </table>					X	Y	Z	XY	$\bar{X}Z$	$A = XY + \bar{X}Z$	0	0	0	0	0	0	0	0	1	0	1	1	0	1	0	0	0	0	0	1	1	0	1	1	1	0	0	0	0	0	1	0	1	0	0	0	1	1	0	1	0	1	1	1	1	1	0	1
X	Y	Z	XY	$\bar{X}Z$	$A = XY + \bar{X}Z$																																																							
0	0	0	0	0	0																																																							
0	0	1	0	1	1																																																							
0	1	0	0	0	0																																																							
0	1	1	0	1	1																																																							
1	0	0	0	0	0																																																							
1	0	1	0	0	0																																																							
1	1	0	1	0	1																																																							
1	1	1	1	0	1																																																							
9	Sample Calculations	$A = XY + \bar{X}Z + YZ = XY + \bar{X}Z + YZ(X + \bar{X}) = XY + \bar{X}Z + XYZ + \bar{X}YZ$ $= XY(1+Z) + \bar{X}Z(1+Y)$ <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 5px auto;"> $A = XY + \bar{X}Z$ </div>																																																										
10	Graphs, Outputs	-																																																										
11	Results & Analysis	Realization of Boolean Expressions using truth table																																																										
12	Application Areas																																																											
13	Remarks																																																											
14	Faculty Signature with Date																																																											

#	Experiment No.:	7	Marks		Date Planned		Date Conducted
1	Title	REALIZATION OF HALF/ FULL ADDER AND HALF/ FULL SUBTRACTOR USING LOGIC GATES /UNIVERSAL GATES					
2	Course Outcomes	Realize the Adders & Subtractors with their truth table using LD trainer kit.					
3	Aim	To realize half/ full adder and subtractor using logic gates /universal gates.					
4	Material / Equipment Required	Lab Manual/ Trainer kit, power chord, patch chords, IC's					
5	Theory, Formula, Principle, Concept	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;">  <p>HALF ADDER CIRCUIT</p> </div> <div style="text-align: center;">  <p>FULL ADDER CIRCUIT</p> </div> </div> <p>Half Adder and Full Adder Circuit. An adder is a digital circuit that performs addition of numbers. The half adder adds two binary digits called as augend and addend and produces two outputs as sum and carry; XOR is applied to both inputs to produce sum and AND gate is applied to both inputs to produce carry.</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;">  <p>HALF SUBTRACTOR CIRCUIT</p> </div> <div style="text-align: center;">  <p>FULL SUBTRACTOR CIRCUIT</p> </div> </div> <p>The full subtractor is a combinational circuit which is used to perform subtraction of three input bits: the minuend, subtrahend, and borrow in. The full subtractor generates two output bits: the difference and borrow out.</p>					
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Identify the IC required and Place the IC in the socket of the trainer kit. 2. Make the connections as shown in the circuit diagram. 3. Apply the different combinations of input according to truth table and verify the output. 					
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<p>Circuit diagram: 1) Realization of half adder using only NAND gates</p>  <p>Sum = $A \oplus B$ Carry = $C = AB$</p> <p>2) Realization of half adder using Ex-clusive OR and basic gates</p>  <p>$S = A \oplus B$ $C = AB$</p> <p>3) Realization of full adder using Ex-clusive OR and basic gates</p>  <p>Sum Carry</p> <p>4) Realization of full adder using Two half adder's</p>  <p>$SUM = A \oplus B \oplus C$ $CARRY = AB + C(A+B)$</p> <p>2) Realization of half subtractor using Ex-clusive OR and basic gates</p>  <p>\oplus $B = AB$</p> <p>3) Realization of full subtractor using Ex-clusive OR and basic gates</p>  <p>Diff Borrow</p> <p>4) Realization of full Subtractor using Two half Subtractor</p>  <p>Diff Borrow</p>					

8	Observation Table, Look-up Table, Output	<div style="display: flex; justify-content: space-around;"> <table border="1" style="margin: 5px;"> <thead> <tr><th>A</th><th>B</th><th>SUM</th><th>CARRY</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> </tbody> </table> <table border="1" style="margin: 5px;"> <thead> <tr><th>A</th><th>B</th><th>C</th><th>SUM</th><th>CARRY</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> </div> <div style="display: flex; justify-content: space-around; margin-top: 10px;"> <div style="text-align: center;"> <p>Truth Table for Half Subtractor:</p> <table border="1"> <thead> <tr><th>A</th><th>B</th><th>Diff</th><th>Borrow</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> </tbody> </table> </div> <div style="text-align: center;"> <p>Truth Table For Full subtractor:</p> <table border="1"> <thead> <tr><th>A</th><th>B</th><th>C</th><th>Diff</th><th>Borrow</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> </div> </div>	A	B	SUM	CARRY	0	0	0	0	0	1	1	0	1	0	1	0	1	1	0	1	A	B	C	SUM	CARRY	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	1	1	1	0	0	1	1	1	1	1	1	A	B	Diff	Borrow	0	0	0	0	0	1	1	1	1	0	1	0	1	1	0	0	A	B	C	Diff	Borrow	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	0	1	1	0	1	1	0	0	1	0	1	0	1	0	0	1	1	0	0	0	1	1	1	1	1				
A	B	SUM	CARRY																																																																																																																																					
0	0	0	0																																																																																																																																					
0	1	1	0																																																																																																																																					
1	0	1	0																																																																																																																																					
1	1	0	1																																																																																																																																					
A	B	C	SUM	CARRY																																																																																																																																				
0	0	0	0	0																																																																																																																																				
0	0	1	1	0																																																																																																																																				
0	1	0	1	0																																																																																																																																				
0	1	1	0	1																																																																																																																																				
1	0	0	1	0																																																																																																																																				
1	0	1	0	1																																																																																																																																				
1	1	0	0	1																																																																																																																																				
1	1	1	1	1																																																																																																																																				
A	B	Diff	Borrow																																																																																																																																					
0	0	0	0																																																																																																																																					
0	1	1	1																																																																																																																																					
1	0	1	0																																																																																																																																					
1	1	0	0																																																																																																																																					
A	B	C	Diff	Borrow																																																																																																																																				
0	0	0	0	0																																																																																																																																				
0	0	1	1	1																																																																																																																																				
0	1	0	1	1																																																																																																																																				
0	1	1	0	1																																																																																																																																				
1	0	0	1	0																																																																																																																																				
1	0	1	0	0																																																																																																																																				
1	1	0	0	0																																																																																																																																				
1	1	1	1	1																																																																																																																																				
9	Sample Calculations	<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>SUM:</p> <table border="1" style="margin: 5px;"> <tr><td>A</td><td>B</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> </table> <p>CARRY:</p> <table border="1" style="margin: 5px;"> <tr><td>A</td><td>B</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> </table> <p>SUM = $\overline{A}\overline{B} + \overline{A}B + A\overline{B} + AB$ CARRY = AB</p> </div> <div style="width: 45%;"> <p>Sum:</p> <table border="1" style="margin: 5px;"> <tr><td>A</td><td>BC</td><td>00</td><td>01</td><td>11</td><td>10</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> </table> <p>$Sum = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}C + ABC = A \oplus B \oplus C$</p> <p>Carry:</p> <table border="1" style="margin: 5px;"> <tr><td>A</td><td>BC</td><td>00</td><td>01</td><td>11</td><td>10</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> </table> <p>$Carry = AB + BC + AC = AB + C(A+B)$</p> </div> </div> <div style="display: flex; justify-content: space-between; margin-top: 10px;"> <div style="width: 45%;"> <p>Borrow:</p> <table border="1" style="margin: 5px;"> <tr><td>A</td><td>B</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> </table> <p>Borrow = $\overline{A}B$</p> <p>Difference:</p> <table border="1" style="margin: 5px;"> <tr><td>A</td><td>B</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> </table> <p>Diff = $\overline{A}\overline{B} + \overline{A}B$</p> </div> <div style="width: 45%;"> <p>Diff:</p> <table border="1" style="margin: 5px;"> <tr><td>A</td><td>BC</td><td>00</td><td>01</td><td>11</td><td>10</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> </table> <p>$Diff = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}C + ABC = A \oplus B \oplus C$</p> <p>Borrow = $\overline{A}B + BC + \overline{A}C$</p> </div> </div>	A	B	0	1	0	0	0	0	0	1	1	0	1	0	1	0	1	1	0	1	A	B	0	1	0	0	0	0	0	1	1	0	1	0	1	0	1	1	0	1	A	BC	00	01	11	10	0	0	0	1	0	1	1	0	1	0	1	0	A	BC	00	01	11	10	0	0	0	0	1	0	1	0	0	1	1	1	A	B	0	1	0	0	0	0	0	1	1	0	1	0	1	0	1	1	0	0	A	B	0	1	0	0	0	1	0	1	1	0	1	0	1	0	1	1	0	0	A	BC	00	01	11	10	0	0	0	1	0	1	1	0	1	0	1	0
A	B	0	1																																																																																																																																					
0	0	0	0																																																																																																																																					
0	1	1	0																																																																																																																																					
1	0	1	0																																																																																																																																					
1	1	0	1																																																																																																																																					
A	B	0	1																																																																																																																																					
0	0	0	0																																																																																																																																					
0	1	1	0																																																																																																																																					
1	0	1	0																																																																																																																																					
1	1	0	1																																																																																																																																					
A	BC	00	01	11	10																																																																																																																																			
0	0	0	1	0	1																																																																																																																																			
1	0	1	0	1	0																																																																																																																																			
A	BC	00	01	11	10																																																																																																																																			
0	0	0	0	1	0																																																																																																																																			
1	0	0	1	1	1																																																																																																																																			
A	B	0	1																																																																																																																																					
0	0	0	0																																																																																																																																					
0	1	1	0																																																																																																																																					
1	0	1	0																																																																																																																																					
1	1	0	0																																																																																																																																					
A	B	0	1																																																																																																																																					
0	0	0	1																																																																																																																																					
0	1	1	0																																																																																																																																					
1	0	1	0																																																																																																																																					
1	1	0	0																																																																																																																																					
A	BC	00	01	11	10																																																																																																																																			
0	0	0	1	0	1																																																																																																																																			
1	0	1	0	1	0																																																																																																																																			
10	Graphs, Outputs																																																																																																																																							
11	Results & Analysis																																																																																																																																							
12	Application Areas																																																																																																																																							
13	Remarks																																																																																																																																							
14	Faculty Signature with Date																																																																																																																																							

#	Experiment No.:	8	Marks	Date Planned	Date Conducted																																																																																																												
1	Title	Realization of parallel adder/Sub tractors using 7483 chip- BCD to Excess-3 code conversion and Vice - Versa.																																																																																																															
2	Course Outcomes	Realize the parallel adder/Sub tractors and BCD to Excess-3 code conversion with their truth table using LD trainer kit.																																																																																																															
3	Aim	To Realize a) Parallel Adder / subtractor using 7483. b) BCD to EXCESS - 3 code conversion and vice versa using 7483																																																																																																															
4	Material Equipment Required	Lab Manual/ Trainer kit, power chord, patch chords, IC's																																																																																																															
5	Theory, Formula, Principle, Concept	<p>IC PIN FUNCTION DIAGRAM:</p>  <p>4 -Bit binary adder:</p>  <p>BCD To EXCESS - 3 Code conversion and vice versa</p> <p>NOTE: BCD + 0011 = EX-3 EX-3 - 0011 = BCD</p> <p>Keep $C_{in} = 0$ Keep $C_{in} = 1$</p>																																																																																																															
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<p>1. Make the connections as shown in the fig</p> <p>2. For Addition make $C_{in}=0$ and apply 4 bits of i/p for A and apply another set of 4 bit to B. Observe the O/P at $S_3 S_2 S_1 S_0$ and Carry generated at C_{out}. Repeat the steps for different inputs and tabulate the results.</p> <p>3. For Subtraction, $C_{in}=1(A-B)$. By XOR-ing the i/p bits of B by 1, 1's complement of B is obtained.</p> <p>4. Verify the the difference at S_0,S_1,S_2,S_3 and C_{out}. If C_{out} is 0, difference is -ve and difference is in 2's Complement form. If C_{out} is 1, difference is +ve.</p> <p>5. Repeat the above steps for different inputs and tabulate the result.</p>																																																																																																															
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<p>a) 4 -Bit Parallel adder/Subtractor:</p> 																																																																																																															
8	Observation Table, Look-up Table, Output	<p>1. To subtract a smaller Number from a larger number</p> <p>TRUTH TABLE:</p> <table border="1"> <thead> <tr> <th rowspan="2">E</th> <th colspan="4">I/P BCD DATA</th> <th colspan="4">O/P EX-3 DATA</th> </tr> <tr> <th>B_3</th> <th>B_2</th> <th>B_1</th> <th>B_0</th> <th>E_3</th> <th>E_2</th> <th>E_1</th> <th>E_0</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p>$0011 = \text{Small}$ $1001 = \text{larger } \Rightarrow \text{2's Complement} = 0111$</p> <p>ie.</p> <pre> 0011 0111 1010 </pre> <p>Cout = 0</p> <p>carry.</p>					E	I/P BCD DATA				O/P EX-3 DATA				B_3	B_2	B_1	B_0	E_3	E_2	E_1	E_0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	0	0	0	0	1	0	0	0	1	0	1	0	0	1	1	0	0	1	1	0	0	1	0	0	0	0	1	1	1	0	1	0	1	1	0	0	0	0	0	1	1	0	0	1	0	0	1	0	1	1	1	0	1	0	1	0	1	0	0	0	0	1	0	1	1	1	0	0	1	1	1	1	0	0
E	I/P BCD DATA				O/P EX-3 DATA																																																																																																												
	B_3	B_2	B_1	B_0	E_3	E_2	E_1	E_0																																																																																																									
0	0	0	0	0	0	0	1	1																																																																																																									
0	0	0	0	1	0	1	0	0																																																																																																									
0	0	1	0	0	0	1	0	1																																																																																																									
0	0	1	1	0	0	1	1	0																																																																																																									
0	1	0	0	0	0	1	1	1																																																																																																									
0	1	0	1	1	0	0	0	0																																																																																																									
0	1	1	0	0	1	0	0	1																																																																																																									
0	1	1	1	0	1	0	1	0																																																																																																									
1	0	0	0	0	1	0	1	1																																																																																																									
1	0	0	1	1	1	1	0	0																																																																																																									
9	Sample Calculations	<p>If the end carry is 0 the result is -ve & is in 2's complement form.</p> <p>$\setminus S_4 S_3 S_2 S_1 = 0110$ 2's Complement of 1010.</p>																																																																																																															






10	Graphs, Outputs	-
11	Results & Analysis	
12	Application Areas	
13	Remarks	
14	Faculty Signature with Date	


#	Experiment No.:	9	Marks	Date Planned	Date Conducted																																																																																																																																																																																																																																																																																																
1	Title	REALIZATION OF BINARY TO GRAY CODE CONVERTER AND VICE-VERSA																																																																																																																																																																																																																																																																																																			
2	Course Outcomes	Realize the Binary to Gray code & vice versa using LD trainer kit.																																																																																																																																																																																																																																																																																																			
3	Aim	To Realize Binary To Gray Code Conversion and Vice Versa																																																																																																																																																																																																																																																																																																			
4	Material / Equipment Required	Lab Manual/ Trainer kit, power chord, patch chords, IC's																																																																																																																																																																																																																																																																																																			
5	Theory, Formula, Principle, Concept	$G_3 = B_3$ $G_2 = B_3 \oplus B_2 = \overline{B_3}B_2 + B_3\overline{B_2}$ $G_1 = B_2 \oplus B_1 = \overline{B_2}B_1 + B_2\overline{B_1}$ $G_0 = B_1 \oplus B_0 = \overline{B_1}B_0 + B_1\overline{B_0}$ $B_3 = G_3$ $B_2 = G_2 \oplus G_3$ $B_1 = G_1 \oplus G_2 \oplus G_3$ $B_0 = G_0 \oplus G_1 \oplus G_2 \oplus G_3$																																																																																																																																																																																																																																																																																																			
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Identify the IC required and Place the IC in the socket of the trainer kit. 2. Make the connections as shown in the circuit diagram. 3. Apply the different combinations of input according to truth table and verify the output.																																																																																																																																																																																																																																																																																																			
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Realization Of Binary To Gray Code Conversion Using Only X-Or Gates</p> </div> <div style="text-align: center;"> <p>Gray to Binary code Conversion using Only X-OR Gates</p> </div> </div>																																																																																																																																																																																																																																																																																																			
8	Observation Table, Look-up Table, Output	<div style="display: flex; justify-content: space-around;"> <table border="1" style="font-size: small;"> <thead> <tr> <th colspan="4">BINARY CODE</th> <th colspan="4">GRAY CODE</th> </tr> <tr> <th>B₃</th> <th>B₂</th> <th>B₁</th> <th>B₀</th> <th>G₃</th> <th>G₂</th> <th>G₁</th> <th>G₀</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table> <table border="1" style="font-size: small;"> <thead> <tr> <th colspan="4">GRAY CODE</th> <th colspan="4">BINARY CODE</th> </tr> <tr> <th>G₃</th> <th>G₂</th> <th>G₁</th> <th>G₀</th> <th>B₃</th> <th>B₂</th> <th>B₁</th> <th>B₀</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table> </div> <p style="text-align: center;">b) DESIGN OF GRAY CODE TO BINARY CODE CONVERTER</p> <p style="text-align: center;">Truth table:</p>				BINARY CODE				GRAY CODE				B ₃	B ₂	B ₁	B ₀	G ₃	G ₂	G ₁	G ₀	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	1	1	0	0	1	1	0	0	1	0	0	1	0	0	0	1	1	0	0	1	0	1	0	1	1	1	0	1	1	0	0	1	0	1	0	1	1	1	0	1	0	0	1	0	0	0	1	1	0	0	1	0	0	1	1	1	0	1	1	0	1	0	1	1	1	1	1	0	1	1	1	1	1	0	1	1	0	0	1	0	1	0	1	1	0	1	1	0	1	1	1	1	1	0	1	0	0	1	1	1	1	1	1	0	0	0	GRAY CODE				BINARY CODE				G ₃	G ₂	G ₁	G ₀	B ₃	B ₂	B ₁	B ₀	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	1	0	0	0	1	1	0	0	1	1	0	1	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1	1	0	0	1	1	0	0	1	1	1	0	1	1	1	1	0	0	0	1	1	0	0	1	0	0	1	1	1	0	1	1	0	1	0	1	1	1	1	1	0	1	1	1	1	1	0	1	1	0	0	1	0	1	0	1	1	0	1	1	0	1	1	1	1	1	0	1	0	0	1	1	1	1	1	1	0	0	0
BINARY CODE				GRAY CODE																																																																																																																																																																																																																																																																																																	
B ₃	B ₂	B ₁	B ₀	G ₃	G ₂	G ₁	G ₀																																																																																																																																																																																																																																																																																														
0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																														
0	0	0	1	0	0	0	1																																																																																																																																																																																																																																																																																														
0	0	1	0	0	0	1	1																																																																																																																																																																																																																																																																																														
0	0	1	1	0	0	1	0																																																																																																																																																																																																																																																																																														
0	1	0	0	0	1	1	0																																																																																																																																																																																																																																																																																														
0	1	0	1	0	1	1	1																																																																																																																																																																																																																																																																																														
0	1	1	0	0	1	0	1																																																																																																																																																																																																																																																																																														
0	1	1	1	0	1	0	0																																																																																																																																																																																																																																																																																														
1	0	0	0	1	1	0	0																																																																																																																																																																																																																																																																																														
1	0	0	1	1	1	0	1																																																																																																																																																																																																																																																																																														
1	0	1	0	1	1	1	1																																																																																																																																																																																																																																																																																														
1	0	1	1	1	1	1	0																																																																																																																																																																																																																																																																																														
1	1	0	0	1	0	1	0																																																																																																																																																																																																																																																																																														
1	1	0	1	1	0	1	1																																																																																																																																																																																																																																																																																														
1	1	1	0	1	0	0	1																																																																																																																																																																																																																																																																																														
1	1	1	1	1	0	0	0																																																																																																																																																																																																																																																																																														
GRAY CODE				BINARY CODE																																																																																																																																																																																																																																																																																																	
G ₃	G ₂	G ₁	G ₀	B ₃	B ₂	B ₁	B ₀																																																																																																																																																																																																																																																																																														
0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																														
0	0	0	1	0	0	0	1																																																																																																																																																																																																																																																																																														
0	0	1	0	0	0	1	0																																																																																																																																																																																																																																																																																														
0	0	1	1	0	0	1	1																																																																																																																																																																																																																																																																																														
0	1	0	0	0	1	0	0																																																																																																																																																																																																																																																																																														
0	1	0	1	0	1	0	1																																																																																																																																																																																																																																																																																														
0	1	1	0	0	1	1	0																																																																																																																																																																																																																																																																																														
0	1	1	1	0	1	1	1																																																																																																																																																																																																																																																																																														
1	0	0	0	1	1	0	0																																																																																																																																																																																																																																																																																														
1	0	0	1	1	1	0	1																																																																																																																																																																																																																																																																																														
1	0	1	0	1	1	1	1																																																																																																																																																																																																																																																																																														
1	0	1	1	1	1	1	0																																																																																																																																																																																																																																																																																														
1	1	0	0	1	0	1	0																																																																																																																																																																																																																																																																																														
1	1	0	1	1	0	1	1																																																																																																																																																																																																																																																																																														
1	1	1	0	1	0	0	1																																																																																																																																																																																																																																																																																														
1	1	1	1	1	0	0	0																																																																																																																																																																																																																																																																																														
9	Sample Calculations	<p>K-Map:-</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>$G_3 = B_3$</p> <p>$G_2 = B_3 \oplus B_2$</p> </div> <div style="text-align: center;"> <p>$G_1 = B_2 \oplus B_1$</p> </div> <div style="text-align: center;"> <p>$G_0 = B_1 \oplus B_0$</p> </div> </div> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>$B_3 = G_3$</p> <p>$B_2 = G_3 \oplus G_2$</p> </div> <div style="text-align: center;"> <p>$B_1 = G_1 \oplus G_2 \oplus G_3$</p> </div> <div style="text-align: center;"> <p>$B_0 = G_0 \oplus G_1 \oplus G_2 \oplus G_3$</p> </div> </div>																																																																																																																																																																																																																																																																																																			

10	Graphs, Outputs	-
11	Results & Analysis	
12	Application Areas	
13	Remarks	
14	Faculty Signature with Date	


#	Experiment No.:	10	Marks	Date Planned	Date Conducted																																																																																											
1	Title	DESIGN AND TESTING OF RING COUNTER/JOHNSON COUNTER																																																																																														
2	Course Outcomes	Design & Realize the Ring & Jogn counter using LD trainer kit.																																																																																														
3	Aim	To wiring and testing Ring counter/Johnson counter																																																																																														
4	Material / Equipment Required	Lab Manual/ Trainer kit, power chord, patch chords, IC 7495, 7404.																																																																																														
5	Theory, Formula, Principle, Concept	<p>A ring counter is a type of counter composed of flip-flops connected into a shift register, with the output of the last flip-flop fed to the input of the first, making a "circular" or "ring" structure.</p> <p>There are two types of ring counters:</p> <p>A straight ring counter, also known as a one-hot counter, connects the output of the last shift register to the first shift register input and circulates a single one (or zero) bit around the ring.</p> <p>A twisted ring counter, also called switch-tail ring counter, walking ring counter, Johnson counter, or Möbius counter, connects the complement of the output of the last shift register to the input of the first register and circulates a stream of ones followed by zeros around the ring.</p> <p>A Johnson counter is a modified ring counter, where the inverted output from the last flip flop is connected to the input to the first. The register cycles through a sequence of bit-patterns. The MOD of the Johnson counter is $2n$ if n flip-flops are used. The main advantage of the Johnson counter counter is that it only needs half the number of flip-flops compared to the standard ring counter for the same MOD.</p>																																																																																														
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<p>1)Connections are made as per the circuit diagram of respective counter.</p> <p>2)Make the output of any flip-flop high using</p> <p>3)Disable PRT AND CLR of all flip-flops of counter.</p> <p>4)Keep applying the clock pulses, verify the truth table of respective counter.</p>																																																																																														
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																																																																															
8	Observation Table, Look-up Table, Output	<p>Truth table:</p> <table border="1"> <thead> <tr> <th>CLK</th> <th>Q_A</th> <th>Q_B</th> <th>Q_C</th> <th>Q_D</th> </tr> </thead> <tbody> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>3</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>4</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>5</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>7</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> </tbody> </table> <p>b)DESIGN OF JOHNSON COUNTER</p> <p>Truth Table:</p> <table border="1"> <thead> <tr> <th>CLK</th> <th>Q_A</th> <th>Q_B</th> <th>Q_C</th> <th>Q_D</th> </tr> </thead> <tbody> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>2</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>3</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>5</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>6</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>7</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table>					CLK	Q _A	Q _B	Q _C	Q _D	0	1	0	0	0	1	0	1	0	0	2	0	0	1	0	3	0	0	0	1	4	1	0	0	0	5	0	1	0	0	6	0	0	1	0	7	0	0	0	1	CLK	Q _A	Q _B	Q _C	Q _D	0	1	0	0	0	1	1	1	0	0	2	1	1	1	0	3	1	1	1	1	4	0	1	1	1	5	0	0	1	1	6	0	0	0	1	7	0	0	0	0
CLK	Q _A	Q _B	Q _C	Q _D																																																																																												
0	1	0	0	0																																																																																												
1	0	1	0	0																																																																																												
2	0	0	1	0																																																																																												
3	0	0	0	1																																																																																												
4	1	0	0	0																																																																																												
5	0	1	0	0																																																																																												
6	0	0	1	0																																																																																												
7	0	0	0	1																																																																																												
CLK	Q _A	Q _B	Q _C	Q _D																																																																																												
0	1	0	0	0																																																																																												
1	1	1	0	0																																																																																												
2	1	1	1	0																																																																																												
3	1	1	1	1																																																																																												
4	0	1	1	1																																																																																												
5	0	0	1	1																																																																																												
6	0	0	0	1																																																																																												
7	0	0	0	0																																																																																												
9	Sample Calculations	-																																																																																														
10	Graphs, Outputs	-																																																																																														
11	Results & Analysis																																																																																															
12	Application Areas																																																																																															
13	Remarks																																																																																															
14	Faculty Signature with Date																																																																																															

#	Experiment No.:	11	Marks	Date Planned	Date Conducted																																			
1	Title	DESIGN AND TESTING OF A SEQUENCE GENERATOR																																						
2	Course Outcomes	Design & Realize the Sequence generator using LD trainer kit.																																						
3	Aim	Design and testing a Sequence generator for the given sequence 1101011.....																																						
4	Material / Equipment Required	Lab Manual/ Trainer kit, power chord, patch chords, IC's																																						
5	Theory, Formula, Principle, Concept	sequence generator is a digital logic circuit whose purpose is to produce a prescribed sequence of outputs. Each output will be one of a number of symbols or of binary or q-ary logic levels. Sequence generators are useful in a wide variety of coding and control applications.																																						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1.Mode control is made '1' 2.Parallel data (say 0001) is applied to DCBA and a Clock pulse is applied so that QDQCQBQA=0001 3.Now mode control is made zero and Clock pulse is applied such that 'one' circulates around.																																						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																							
8	Observation Table, Look-up Table, Output	<table border="1"> <thead> <tr> <th>Q_D</th> <th>Q_C</th> <th>Q_B</th> <th>Q_A</th> <th>Y=DS</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>				Q _D	Q _C	Q _B	Q _A	Y=DS	0	1	1	1	1	1	1	1	0	0	1	1	0	1	1	1	0	1	0	0	0	1	0	1	1	1	0	1	1	1
Q _D	Q _C	Q _B	Q _A	Y=DS																																				
0	1	1	1	1																																				
1	1	1	0	0																																				
1	1	0	1	1																																				
1	0	1	0	0																																				
0	1	0	1	1																																				
1	0	1	1	1																																				
9	Sample Calculations	$D_s = \overline{Q_3} + \overline{Q_2} + \overline{Q_0} = \overline{Q_3 Q_2 Q_0}$																																						
10	Graphs, Outputs	-																																						
11	Results & Analysis																																							
12	Application Areas	Sequence generators are useful in a wide variety of coding and control applications																																						
13	Remarks																																							
14	Faculty Signature with Date																																							


#	Experiment No.:	12	Marks	Date Planned	Date Conducted																							
1	Title	REALIZATION OF 3 BIT COUNTERS AS A SEQUENTIAL CIRCUIT USING 7476 AND MOD - N COUNTER DESIGN USING 7490,74192, 74193.																										
2	Course Outcomes	Design & Realize the MOD - N Counter Design using LD trainer kit.																										
3	Aim	a) To Design and realization of 3-bit Synchronous counter Using 7476, b) To Realization of 3-bit Asynchronous Counter Using 7476. c) To Design of MOD-N Counters using IC 7490,74192 / 74193																										
4	Material Equipment Required	IC Trainer Kit, Patch Cords & Ics – 7476,7408, 7490, 74192, 74193																										
5	Theory, Formula, Principle, Concept	The number of different output states a counter can produce is called the modulo or modulus of the counter. The Modulus (or MOD-number) of a counter is the total number of unique states it passes through in one complete counting cycle with a mod-n counter being described also as a divide-by-n counter.																										
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<p><u>Synchronous Up/Down Counter:</u> 1)Connections are made as shown in the circuit diagram. 2)Switch on the power supply. 3)Clock pulses are applied one by one at the clock I/P and the O/P is observed At Q0,Q1 and Q3. 4)Verify the truth table.</p> <p><u>Asynchronous Up/Down Counter:</u> 1)Connections are made as shown in the circuit diagram. 2)Switch on the power supply. 3)Verify the truth table. See that it counts from 0 to 7 for Mod-8 counter.</p> <p><u>MOD-n counters:</u> 1.Connections are made as shown in the circuit diagram. 2.Switch on the power supply. 3.Load the required input at the pre set value pins [P3 P2 P1 P0], this appears at the output when Load is made Low. 4.Then connect Load o/p of the NAND gate. 5.Apply the clock pulses and observe the output as per the Truth Table and Waveforms may be observed</p>																										
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<p>Circuit Diagram Of 3-Bit Synchronous Up Counter:</p>  <p>MOD - 2</p>  <p>MOD-3</p>  <p>MOD-4</p>  <p>Circuit Diagram Of 3-Bit Synchronous Down Counter:</p>  <p>TRUTH TABLE</p> <table border="1" data-bbox="965 1512 1109 1579"> <thead> <tr> <th>CLK</th> <th>Q₂</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> </tr> <tr> <td>2</td> <td>1</td> </tr> </tbody> </table> <table border="1" data-bbox="949 1814 1157 1892"> <thead> <tr> <th>CLK</th> <th>Q₂</th> <th>Q₁</th> <th>Q₀</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>2</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>3</td> <td>0</td> <td>1</td> <td>0</td> </tr> </tbody> </table> <p>c) Design of MOD-N Counters using IC 7490,74192 / 74193</p>					CLK	Q ₂	1	0	2	1	CLK	Q ₂	Q ₁	Q ₀	1	0	0	0	2	0	0	1	3	0	1	0
CLK	Q ₂																											
1	0																											
2	1																											
CLK	Q ₂	Q ₁	Q ₀																									
1	0	0	0																									
2	0	0	1																									
3	0	1	0																									



CLK	Q ₃	Q ₂	Q ₁
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0



CLK	Q ₃	Q ₂	Q ₁	Q ₀
1	0	0	0	0
2	0	0	0	1
3	0	0	1	0
4	0	0	1	1
5	0	1	0	0
6	0	1	0	1



CLK	Q ₃	Q ₂	Q ₁	Q ₀
1	0	0	0	0
2	0	0	0	1
3	0	0	1	0
4	0	0	1	1
5	0	1	0	0
6	0	1	0	1
7	0	1	1	0

8 Observation Look-up Output Table,

Table, MOD-8 Synchronous Up Counter

CLK	Q ₃	Q ₂	Q ₁	Q ₀
1	0	0	0	0
2	0	0	0	1
3	0	0	1	0
4	0	0	1	1
5	0	1	0	0
6	0	1	0	1
7	1	1	1	0
8	1	1	1	1

<p>9 Sample Calculations</p>	<p>MOD-8 Synchronous Up Counter</p> <p style="text-align: center;">Excitation Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Present state</th> <th colspan="3">Next State</th> <th colspan="6">Flip flop inputs</th> </tr> <tr> <th>Q₂</th> <th>Q₁</th> <th>Q₀</th> <th>Q₂⁺</th> <th>Q₁⁺</th> <th>Q₀⁺</th> <th>J₂</th> <th>K₂</th> <th>J₁</th> <th>K₁</th> <th>J₀</th> <th>K₀</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>X</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>X</td> <td>0</td> <td>1</td> <td>X</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>X</td> <td>0</td> <td>0</td> <td>X</td> <td>1</td> <td>X</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>X</td> <td>0</td> <td>X</td> <td>0</td> <td>1</td> <td>X</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>X</td> <td>1</td> <td>X</td> <td>1</td> <td>X</td> <td>1</td> </tr> </tbody> </table> <p style="text-align: center;">Excitation Table</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">Present state</th> <th colspan="3">Next State</th> <th colspan="6">Flip flop inputs</th> </tr> <tr> <th>Q₂</th> <th>Q₁</th> <th>Q₀</th> <th>Q₂⁺</th> <th>Q₁⁺</th> <th>Q₀⁺</th> <th>J₂</th> <th>K₂</th> <th>J₁</th> <th>K₁</th> <th>J₀</th> <th>K₀</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>0</td> <td>X</td> <td>0</td> <td>X</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>1</td> <td>X</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>X</td> <td>0</td> <td>0</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>X</td> <td>1</td> <td>1</td> <td>X</td> <td>1</td> <td>X</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>X</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>X</td> <td>0</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>X</td> <td>1</td> <td>X</td> <td>1</td> <td>X</td> </tr> </tbody> </table>	Present state			Next State			Flip flop inputs						Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀	0	0	0	0	0	1	0	X	0	X	1	X	0	0	1	0	1	0	0	X	1	X	X	1	0	1	0	0	1	1	0	X	X	0	1	X	0	1	1	1	0	0	1	X	X	1	X	1	1	0	0	1	0	1	X	0	0	X	1	X	1	0	1	1	1	0	X	0	1	X	X	1	1	1	0	1	1	1	X	0	X	0	1	X	1	1	1	0	0	0	X	1	X	1	X	1	Present state			Next State			Flip flop inputs						Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀	1	1	1	1	1	0	X	0	X	0	X	1	1	1	0	1	0	1	X	0	X	1	1	X	1	0	1	1	0	0	X	0	0	X	X	1	1	0	0	0	1	1	X	1	1	X	1	X	0	1	1	0	1	0	0	X	X	0	X	1	0	1	0	0	0	1	0	X	X	1	1	X	0	0	1	0	0	0	0	X	0	X	X	1	0	0	0	1	1	1	1	X	1	X	1	X	<p>K-MAP of flip flop inputs</p>
Present state			Next State			Flip flop inputs																																																																																																																																																																																																																																												
Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀																																																																																																																																																																																																																																							
0	0	0	0	0	1	0	X	0	X	1	X																																																																																																																																																																																																																																							
0	0	1	0	1	0	0	X	1	X	X	1																																																																																																																																																																																																																																							
0	1	0	0	1	1	0	X	X	0	1	X																																																																																																																																																																																																																																							
0	1	1	1	0	0	1	X	X	1	X	1																																																																																																																																																																																																																																							
1	0	0	1	0	1	X	0	0	X	1	X																																																																																																																																																																																																																																							
1	0	1	1	1	0	X	0	1	X	X	1																																																																																																																																																																																																																																							
1	1	0	1	1	1	X	0	X	0	1	X																																																																																																																																																																																																																																							
1	1	1	0	0	0	X	1	X	1	X	1																																																																																																																																																																																																																																							
Present state			Next State			Flip flop inputs																																																																																																																																																																																																																																												
Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀																																																																																																																																																																																																																																							
1	1	1	1	1	0	X	0	X	0	X	1																																																																																																																																																																																																																																							
1	1	0	1	0	1	X	0	X	1	1	X																																																																																																																																																																																																																																							
1	0	1	1	0	0	X	0	0	X	X	1																																																																																																																																																																																																																																							
1	0	0	0	1	1	X	1	1	X	1	X																																																																																																																																																																																																																																							
0	1	1	0	1	0	0	X	X	0	X	1																																																																																																																																																																																																																																							
0	1	0	0	0	1	0	X	X	1	1	X																																																																																																																																																																																																																																							
0	0	1	0	0	0	0	X	0	X	X	1																																																																																																																																																																																																																																							
0	0	0	1	1	1	1	X	1	X	1	X																																																																																																																																																																																																																																							
<p>10 Graphs, Outputs</p>	<p>-</p>																																																																																																																																																																																																																																																	
<p>11 Results & Analysis</p>	<p></p>																																																																																																																																																																																																																																																	
<p>12 Application Areas</p>	<p></p>																																																																																																																																																																																																																																																	
<p>13 Remarks</p>	<p></p>																																																																																																																																																																																																																																																	
<p>14 Faculty Signature with Date</p>	<p></p>																																																																																																																																																																																																																																																	